

FIGURE 1

2/11




FIGURE 2

3/11




FIGURE 3

4/11




FIGURE 4A




FIGURE 4B

5/11

M (12 bit)	DIV \leftarrow M-1 (12bit)	P \leftarrow DIV[11:2] (10 bit)	S \leftarrow DIV[1:0] (2 bit)
FOR N=4			
(values)	(values)	(values)	(values)
17-20	...	4	0-3
21-24		5	0-3
25-28		6	0-3
29-32		7	0-3
33-36		8	0-3
37-40		9	0-3
...		...	
1009-1013		252	0-3
...		...	
2033-2036		508	0-3
...		...	
3073-3076		768	0-3
...		...	
4093-4096		1023	0-3

$$M = N \cdot P + S$$

FIGURE 5

6/11




FIGURE 6

7/11

700

N = 4


VARIABLE TYPE	SYMBOL	START (AT POR)	NEXT ASSIGNED VALUE
INTERNAL	D2	1	NEXT_D2 = DIV4 OR D0
INTERNAL	D1	1	NEXT_D1 = ~(D2 AND D0)
INTERNAL	D0	1	NEXT_D0 = D1
OUTPUT	CK45	1	NEXT_CL45 = D2 AND D1 AND D0

PRESCALER LOGIC

XX = DON'T CARE

FIGURE 7

8/11



PRESCALE STATE MACHINE

FIGURE 8

XX = DON'T CARE

9/11




FIGURE 9

10/11




FIGURE 10

11/11




FIGURE 11